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Abstract- In this paper, Carry Select Adder (CSA) architectures are proposed using parallel prefix 
adders. Instead of using dual Ripple Carry Adders (RCA), parallel prefix adder i.e., Brent Kung (BK) 
adder is used to design Regular Linear CSA. Adders are the basic building blocks in digital integrated 
circuit based designs. Ripple Carry Adder (RCA) gives the most compact design but takes longer 
computation time. The time critical applications use Carry Look-ahead scheme (CLA) to derive fast 
results but they lead to increase in area. Carry SelectAdder is a compromise between RCA and CLA in 
term of area and delay. Delayof RCA is large therefore we have replaced it with parallel prefix adder 
which gives fast results. In this paper, structures of 16-Bit Regular Linear Brent Kung CSA, Modified 
Linear BK CSA, Regular Square Root (SQRT) BK CSA andModified SQRT BK CSA are designed. 
Power and delayof all these adder architectures are calculated at different input voltages. The results 
depict that Modified SQRT BK CSA is better than all the other adder architectures in terms of power 
but with small speed penalty. The designs have been synthesized at45nm technology using Tanner EDA 
tool. 
Keywords- Brent Kung (BK) Adder; Ripple Carry Adder (RCA); Regular Linear Brent Kung Carry 
Select Adder; Modified Linear BK Carry Select Adder; Regular Square Root (SQRT) BK CSA and 
Modified SQRT BK CSA; 
I. INTRODUCTION 
An adder is a digital circuit that performs addition 
of numbers. In many computers and other kinds of 
processors, adders are used not only in the 
arithmetic logic unit, but also in other parts of the 
processor, where they are used to calculate 
addresses, table indices, and similar operations. 
Addition usually impacts widely the overall 
performance of digital systems and an arithmetic 
function. Adders are used in multipliers, in DSP to 
execute various algorithms like FFf, FIR and IIR. 
Millions of instructions per second are performed  
in microprocessors using adders. So, speed of 
operation is the most important constraint. Design 
of low power, high speed data path logic systems 
are one of the most essential areas of research in 
VLSI. In CSA, all possible values of the input 
carry i.e. 0 and 1 are defined and the result is 
evaluated in advance. Once the real value of the 
carry is known the result can be easily selected 
with the help of a multiplexer stage. Conventional 
Carry Select Adder [1] is designed using dual 
Ripple Carry Adders (RCAs) and then there is a 
multiplexer stage. Here,  one RCA (Cin=l) is 
replaced by Brent Kung adder. As, RCA (for 
Cin=O) and Brent Kung adder (forCin=l) consume 
more chip area, so an odd-one scheme i.e., Binary 
to Excess-l converter is introduced. Also the square 
root adder architectures of CSA [2] are designed 
using Brent Kung adder in order to reduce the 
power and delay of adder. 
In this paper, Modified Square Root Carry select 
Adder using Brent Kung adder is proposed using 
single BK andBEC instead of dual RCAs in order 
to reduce the power consumption with small 
penalty in speed. 
This paper is organized as follows: In section 2, 
parallel prefix adders are illustrated. Section3 
explains Regular Linear BK CSA and section 4 
give details of Modified Linear BK CSA. In 
section 5, Regular Square Root BK CSA is 
elucidated. The structure of Modified Square Root 
BK Carry Select Adder is enlightened in Section 6. 
Simulation Results and comparison are evaluated 
in section 7 and section 8 concludes. 
II. PARALLEL PREFIXADDERS 
Parallel prefix adders [3] are used to speed up the 
binary additions as they are very flexible. The 
structure of Carry Look Ahead Adder (CLA) is 
used to obtain parallel prefix adders [4]. Tree 
structures are used to increase the speed [5] of 
arithmetic operation. Parallel prefix adders are 
used for high performance arithmetic circuits in 
industries as they increase the speed of operation. 
The construction of parallel prefix adder [6] 
involves threestages: 
1. Pre- processingstage 
2. Carry generationnetwork 
3. Post processingstage 
Pre-possessing stage 
Generate and propagate signals to each pair of 
inputs A and B are computed in this stage. These 
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signals are given by the following equations: 
Pi=AixorBi     (1) 
Gi=AiandBi    (2) 
Carry generation network 
In this stage, we compute carries equivalent to each 
bit. Implementation of these operations is carried 
out in parallel. After the computation of carries in 
parallel they are segmented into smaller pieces. 
Carry propagate and generate are used as 
intermediate signals which are given by the logic 
equations 3&4: 
CPi:j=Pi:k+land Pk:j   (3) 
CGi:j=Gi:k+l or (Pi:k+land Gk:j)  (4) 
Theoperationsinvolvedinfig.1aregivenas: 
CPO=PiandPj(3(i)) 
CGO=(Pi and Gj) or Gi           (3(ii)) 
 
Fig. I Carry Network 
Post processing Stage 
This is the concluding step to compute the 
summation of input bits. It is common for all the 
adders and the sum bits are computed by logic 
equation 5& 6: 
Ci-1= (Pi and Cin)orGi   (5) 
Si=Pi xorCi-1    (6) 
Brent-Kung Adder 
Brent-Kung adder [7] is a very well-known 
logarithmic adder architecture that gives an 
optimal number of stages from input to all outputs 
but with asymmetric loading on all intermediate 
stages. It is one of the parallel prefix adders.  
Parallel prefix adders are unique class of adders 
that are basedon the use of generate and propagate 
signals. The cost and wiring complexity is less in 
Brent Kung adders. But the gatelevel depth of 
Brent-Kung adders [8] is 0(log2 (n)), so the speed 
is lower.  The block diagram of 4-bit Brent-Kung 
adder is shown in Fig.2. 
 
Fig. 2 Block Diagram of 4-Bit Brent Kung Adder 
III. REGULAR LINEAR BRENT 
KUNGCARRY SELECTADDER 
Conventional Carry Select Adder consists of dual 
Ripple Carry Adders and a multiplexer. Brent 
Kung Adder [9] has reduced delay as compared to 
Ripple Carry Adder. So, Regular Linear BK CSA 
is designed using Brent Kung Adder. Regular 
Linear KS CSA consists of a single Brent Kung 
adder for Cin=O and a Ripple Carry Adder for 
Cin=1. It has four groups of same size. Each group 
consists of single Brent Kung adder, single RCA 
and multiplexer. We use tree structure form in 
Brent Kung adder to increase the speed of 
arithmetic operation. The block diagram of Regular 
Linear BK CSA is shown in Fig.3. 
 
Fig. 3 Block Diagram of 16-bit Regular Linear 
BK Carry Select Adder 
In group 2 of Regular Linear CSA, there are single 
BK for Cin=O and single RCA for Cin=1. Now, 
the C3 tells whetherthe input carry is 0 or 1 and 
depending on its value the output   of particular 
block is selected. If C3=0 then the output of BK 
with Cin=O is selected using 10:5 multiplexer and 
if C3=1 then output of RCA with Cin=l is selected 
using the MUX. A 4-bit Sum [7:4] and an output 
carry, C7 is obtained at the output of group 2. The 
schematic of 16-Bit Regular linear BK CSA is 
shown in Fig. 4. Now, power and delay of this 
circuit is calculated. 
 
Fig. 4 Schematic of 16-Bit Regular Linear BK 
CSA 
IV. MODIFIED LINEAR BRENT KUNG 
CARRY SELECT ADDER 
Regular Linear Brent Kung Carry Select Adder 
uses single Ripple Carry Adder (RCA) for Cin=O 
and brent kung adder for Cin=l and is therefore 
area-consuming. So, different add-one schemes 
like Binary to Excess- 1 Converter (BEC) have 
been introduced. Using BEC, Regular Linear BK 
CSA is modified in order to obtain a reduced area 
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and power consumption. Binary to Excess-l 
converter is used to add 1 to the input numbers. So, 
here Brent Kung adder with Cin=1 will be replaced 
by BEC because it require less number of logic 
gates 
foritsimplementationsotheareaofcircuitisless.Acirc
uitof 4-bit BEC and truth table is shown in Fig. 5 
and Table I respectively. 
 
Fig. 5: 4-bit Binary to Excess-I code Converter 
The Boolean expressions of 4-bit BEC are listed 
below, (Note: functional symbols, - NOT, & 
AND,/\XOR). 
XO = -BO 
Xl = BO (l)/\Bl 
X2 = B2/\(BO &Bl) 
X3 = B3/\(BO & B1 & B2) 
TABLE I. TRUTH TABLE OF 4-BIT BINARY 
TO EXCESS-I CONVERTER 
 
Linear Modified BK CSA is designed using Brent 
Kung adder for Cin=O and Binary to Excess-l 
Converter for Cin=l in order to reduce the area and 
power consumption with small speed penalty. 
Linear Modified BK CSA consists of 4 groups.  
Each group consists of single BK adder, BEC and 
multiplexer. The block diagram of Linear Modified 
BK CSA is shown in Fig.6. 
 
Fig.6 Block Diagram of 16-bit Linear Modified 
BK Carry Select Adder 
To replace the N-bit Brent Kung adder, an N+l bit 
BEC is required. The importance of BEC logic 
comes from the large silicon area reduction when 
designing Linear Modified BK CSA for large 
number of bits. The schematic of Linear Modified 
BK CSA is shown in Fig. 7. 
 
Fig.7Schematicof16-BitLinearModifiedBKCSA 
V. REGULAR SQUARE ROOT BRENT 
KUNG CARRYSELECTADDER 
Regular Linear Brent Kung CSA consumes large 
area and to reduce its area a new design of adder is 
used called Regular Square Root Brent Kung Carry 
Select Adder. 
Regular Square Root BK CSA has 5 groups of 
different size Brent Kung adder. Each group 
contains single BK for Cin=O, RCA for Cin=1 and 
MUX. The block diagram of the 16-bit regular 
SQRT BK CSA is shown in Fig. 8.  High area 
usage and high time delay are the two main 
disadvantages of Linear Carry Select Adder. These 
disadvantages of linear carry select adder can be 
rectified by SQRT CSA [10]. It is an improved 
version of linear CSA. The time delay of the linear 
adder can decrease, by having one more input into 
each set of adders than in the previous set. This is 
called a Square Root Carry Select Adder. 
 
Fig. 8 Block Diagram of l6-bit Regular Square 
Root BK Carry Select Adder 
The schematic of 16-bit Regular Square Root BK 
Carry Select Adder is shown in Fig. 9. There are 5 
groups in Regular Square Root BK Carry Select 
Adder [11]. Here single Brent Kung adder is used 
for Cin=O and ripple carry adder is used for Cin=l 
and then there is a multiplexer stage. Due to 
thepresence of RCA and BK, this circuit consumes 
large area. 
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Fig. 9 Schematic of l6-Bit Regular SQRT BK 
CSA 
VI. MODIFIED SQUARE ROOT BRENT 
KUNG CARRY SELECT ADDER 
Modified Square Root Brent Kung Carry Select 
Adder has been designed using Brent kung adder 
for Cin=O and BEC for Cin=l and then there is a 
multiplexer stage. It has 5 groups of different size 
Brent Kung adder and Binary to Excess-l 
Converter (BEC). BEC is used to add 1 to the input 
numbers. Less number of logic gates are used to 
design BEC as compared to RCA therefore it 
consumes less area. The block diagram of the 16-
bit modified Square Root BK Carry Select Adder 
is shown in Fig. 10. 
 
Fig. 10 Block Diagram of 16-bit Modified SQRT 
BK CSA 
Each group contains one BK, one BEC and MUX. 
For N- Bit Brent Kung adder, N+1 Bit BEC isused. 
Fig.11 shows the schematic of 16-Bit Modified 
SQRT CSA. Power consumption and delay of this 
adder is calculated for 16-Bit wordsize. 
 
Fig. 11 Schematic of 16-Bit Modified SQRT BK 
CSA 
VII. SIMULATION RESULTS AND 
COMPARISON 
Various adders were designed in Tanner EDA 
version 13.0 tool using Predictive Model Beta 
Version 45nm   CMOS technology. Power 
consumption delay of various adders like Regular 
Linear BK CSA, Regular SQRT BK CSA, 
Modified Linear BK CSA and Modified SQRT BK 
CSA has been calculated for 16-Bit word size. The 
comparison of various adders for different 
parameters like delay and power consumption is 
shown in Table II. The result analysis shows that 
Modified Square Root Brent Kung Carry Select 
Adder shows better results than all the other adder 
architectures in terms of power consumption at 
different input voltages but with a small speed 
penalty. The graphical representation of 
comparison of Regular Linear BK CSA and 
Modified Linear BK CSA for different input 
voltages for power consumption is shown in fig. 
12. Results show that modified linear BK CSA 
shows better results than Regular Linear BK CSA. 
TABLE II. COMPARISON OF DIFFERENT 
ADDERS FOR POWER CONSUMPTION AND 




Fig. l2 Comparison of Regular Linear BK CSA 
and Modified Linear BK CSA for power 
comparison at different input voltages 
The graphical representation of comparison of 
Regular SQRT BK CSA and Modified SQRT BK 
CSA at different input voltages for power 
consumption is shown in fig. 13. 
Results show that modified SQRT BK CSA shows 
betterresults than Regular SQRT BK CSA. The 
graphical representation of comparison of Regular 
linear BK CSA and Modified SQRT BK CSA for 
power consumption at different input voltages is 
shown in Fig. 14. The graphical representation of 
comparison of different adders for delay at 
different input voltages is shown in Fig. 15. 
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INPUT (VOLTS) 
Fig. l3 Comparison of Regular SQRT BK CSA 
and Modified SQRT BK CSA for power 
comparison at different input voltages 
 
INPUT(VOLTS) 
Fig. 14 Comparison of Regular Linear BK CSA 
and Modified SQRT BK CSA for power 
comparison at different input voltages 
 
INPUT(VOLTS) 
Fig. 15 Comparison of different adders for delay 
at different input voltages 
Fig. 16, Fig. 17 and Fig. 18 shows the power Vs 
Temperature graphs for Regular linear BK CSA 
and modified linear BK CSA, regular SQRT BK 
CSA and modified SQRT BK CSA, regular linear 
BK CSA and modified SQRT BK CSA 
respectively. From the graphical representation it is 
clear that Modified Linear and Square Root BK 
CSA have reduced power consumption but they 
have increased delay in comparison to Regular 
Linear and Square Root BK CSA. 
Modified SQRT Brent Kung carry select adder 
consumes less power than all the other adder 
architectures at different input voltages and as the 




Fig. 16 Power VS Temperature for Regular 
Linear BK CSA and Modified Linear BK CSA 
 
TEMPERATURE ('C) 
Fig. 17 Power Vs Temperature for Regular SQRT 
BK CSA and ModifiedSQRT BK CSA 
 
TEMPERATURE ('C) 
Fig. 18 Power Vs Temperature for Regular 
Linear BK CSA and ModifiedSQRT BK CSA 
VIII. CONCLUSION 
In this work, a Modified Square Root BK Carry  
Select Adder is proposed which is designed using 
single Brent kung adder and Binary to  Excess-l 
Converter instead  of using single Brent kung 
adder for Cin=O and  Ripple Carry Adder for 
Cin=l in order to reduce the delay and power 
consumption of the circuit. Here, the adder 
architectures like Regular Linear BK CSA, 
Modified Linear BK CSA, Regular SQRT BK 
CSA and Modified SQRT BK CSA are designed 
for 16-Bit word size only 
This work can be extended for higher number of 
bits also. By using parallel prefix adder, delay and 
power consumption of different adder architectures 
is reduced. As, parallel prefix adders derive fast 
results therefore BrentKungadder is used. The 
synthesized results show that   powerconsumption 
of Modified SQRT BK CSA is reduced in 
comparison to Regular Linear CSA but with small 
speedpenalty. The calculated results conclude that 
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ModifiedSquare Root BK Carry Select Adder is 
better in terms of power consumption when 
compared with other adderarchitectures and can be 
used in different applications of adders like in 
multipliers, to execute different algorithms 
ofDigital Signal Processing likeFinite Impulse 
Response,Infinite Impulse response etc.,. 
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